Oh no you got me!
I'm thinking of implementing something "big" that will of course contain a State machine (FSM) and will then be uploaded to a Xilinx FPGA (I will buy a relatively good one in the Summer).
So, be prepared! More is yet to come!
This is just the beginning :D